In this paper, a two-stage three-port isolated bidirectional DC-DC converter (BDC) for hybrid energy storage system (HESS) applications in DC microgrids is proposed. It has an enlarged zero-voltage-switching (ZVS) region and reduced power circulation loss. A front-end three-phase interleaved BDC is introduced to the supercapacitor (SC) channel to compensate voltage variations of SC. Consequently, wide ZVS range and reduced circulation power loss for SC and DC bus ports are achieved under large-scale fluctuating SC voltage. Furthermore, a novel modified pulse-width-modulation (PWM) and phase-shift (PHS) hybrid control method with two phase-shift angles is proposed for BA port. And it contributes to an increasing number of switches operating in ZVS mode with varying battery (BA) voltage. Phase shift control with fixed driving frequency is applied to manage power flow. The ZVS range as well as the current stress of resonant tanks under varying port voltages is analyzed in detail. Finally, a 1 kW prototype with peak efficiency of 94.9% is built, and the theoretical analysis and control method are verified by experiments.
Introduction
The development and utilization of renewable energy have turned out to be new solutions for the worldwide energy depletion and environmental pollution problems [1] . In order to achieve efficient utilization of distributed energy generations, DC microgrid has become a research focus in recent years [2] [3] [4] . However, the output of several renewable energy sources is intermittent and time-varying, and the load demand is uncertain [5] . Therefore, storage units are usually used to balance the power supplies and loads in DC microgrids. Several studies use hybrid energy storage systems (HESSs), which are composed of SC and BA, to improve stability and reliability of DC microgrid [6] [7] [8] . Numerous literatures have researched on energy management and power sharing strategy of HESS in DC microgrid [9] [10] [11] [12] [13] [14] [15] [16] . While, the design of interface converters between HESS and DC microgirds is still considered as an emerging area of research.
Three-port BDC, which integrates SC and BA converters into one dual-input converter, will assist to improve the efficiency, power density and control coordination of HESS converters. Many three-port BDCs have been reported in literatures. According to the connection methods, three-port BDCs can be Figure 1a shows the diagram of non-isolated three-port converter [18, 19] , and Figure 1b presents the topology of partly-isolated converter [20] [21] [22] . The common shortcomings of non-isolated and partly-isolated three-port converters are the lack of complete electrical isolation among three ports, and being unable to cope with wide operating voltage ratio. For the HESS application, security is of great importance, and thus, electrical isolation is essential. In consequence, the isolated structure shown in Figure 1c is adopted in this article [23, 24] .
Numerous isolated three-port DC-DC converters have been proposed to integrate two energy sources into one dual-input converter. The three-port triple-active-bridge (TAB) converter shown in Figure 2 , as the most widely disseminated isolated three-port topology, attracts a lot of attentions from researchers [23] [24] [25] [26] [27] [28] [29] . In [26] , a TAB converter is used to deal with a hybrid energy source consisting of full cell and super capacitor. It appears that TAB converter has attractive features of galvanic isolation, bidirectional power flow, ZVS operation and phase shift control with fixed switching frequency. However, power transfer among three ports in TAB is coupled, therefore, decoupling control algorithm is required. What's more, the power transmission of TAB topology is inversely proportional to the impedance of inductance. While, the inductance of TAB is inherent greater than the leakage inductor of transformer. In case of high power levels, switching frequency has to be reduced to get realizable inductance value. In [26] [27] [28] [29] the driving frequency are all 20 kHz, and this will be detrimental for realizing high power density. In order to solve problems of TAB mentioned above, a series-resonant (SR) based converter is proposed in [30] . The impedance of SR tank is determined by value of inductor and capacitor together with the switching frequency. Therefore, it can operate at higher frequency under high power level. In [31, 32] , renewable source, battery and load are integrated to a three-port SR BDC. The driving frequency is 100 kHz, which is apparently higher than 20 kHz of TAB as shown in [26] [27] [28] [29] . What's more, power flow among three ports can be controlled independently since there are only two SR tanks. Nevertheless, the three-port SR BDC still suffers disadvantages including losing ZVS operation and increased current stress under wide voltage variations. However, previously published works mainly concentrated on the operating characteristics of SR BDC with fixed port voltages. The Figure 1a shows the diagram of non-isolated three-port converter [18, 19] , and Figure 1b presents the topology of partly-isolated converter [20] [21] [22] . The common shortcomings of non-isolated and partly-isolated three-port converters are the lack of complete electrical isolation among three ports, and being unable to cope with wide operating voltage ratio. For the HESS application, security is of great importance, and thus, electrical isolation is essential. In consequence, the isolated structure shown in Figure 1c is adopted in this article [23, 24] .
Numerous isolated three-port DC-DC converters have been proposed to integrate two energy sources into one dual-input converter. The three-port triple-active-bridge (TAB) converter shown in Figure 2 , as the most widely disseminated isolated three-port topology, attracts a lot of attentions from researchers [23] [24] [25] [26] [27] [28] [29] . In [26] , a TAB converter is used to deal with a hybrid energy source consisting of full cell and super capacitor. It appears that TAB converter has attractive features of galvanic isolation, bidirectional power flow, ZVS operation and phase shift control with fixed switching frequency. However, power transfer among three ports in TAB is coupled, therefore, decoupling control algorithm is required. What's more, the power transmission of TAB topology is inversely proportional to the impedance of inductance. While, the inductance of TAB is inherent greater than the leakage inductor of transformer. In case of high power levels, switching frequency has to be reduced to get realizable inductance value. In [26] [27] [28] [29] the driving frequency are all 20 kHz, and this will be detrimental for realizing high power density. Figure 1a shows the diagram of non-isolated three-port converter [18, 19] , and Figure 1b presents the topology of partly-isolated converter [20] [21] [22] . The common shortcomings of non-isolated and partly-isolated three-port converters are the lack of complete electrical isolation among three ports, and being unable to cope with wide operating voltage ratio. For the HESS application, security is of great importance, and thus, electrical isolation is essential. In consequence, the isolated structure shown in Figure 1c is adopted in this article [23, 24] .
Numerous isolated three-port DC-DC converters have been proposed to integrate two energy sources into one dual-input converter. The three-port triple-active-bridge (TAB) converter shown in Figure 2 , as the most widely disseminated isolated three-port topology, attracts a lot of attentions from researchers [23] [24] [25] [26] [27] [28] [29] . In [26] , a TAB converter is used to deal with a hybrid energy source consisting of full cell and super capacitor. It appears that TAB converter has attractive features of galvanic isolation, bidirectional power flow, ZVS operation and phase shift control with fixed switching frequency. However, power transfer among three ports in TAB is coupled, therefore, decoupling control algorithm is required. What's more, the power transmission of TAB topology is inversely proportional to the impedance of inductance. While, the inductance of TAB is inherent greater than the leakage inductor of transformer. In case of high power levels, switching frequency has to be reduced to get realizable inductance value. In [26] [27] [28] [29] the driving frequency are all 20 kHz, and this will be detrimental for realizing high power density. In order to solve problems of TAB mentioned above, a series-resonant (SR) based converter is proposed in [30] . The impedance of SR tank is determined by value of inductor and capacitor together with the switching frequency. Therefore, it can operate at higher frequency under high power level. In [31, 32] , renewable source, battery and load are integrated to a three-port SR BDC. The driving frequency is 100 kHz, which is apparently higher than 20 kHz of TAB as shown in [26] [27] [28] [29] . What's more, power flow among three ports can be controlled independently since there are only two SR tanks. Nevertheless, the three-port SR BDC still suffers disadvantages including losing ZVS operation and increased current stress under wide voltage variations. However, previously published works mainly concentrated on the operating characteristics of SR BDC with fixed port voltages. The In order to solve problems of TAB mentioned above, a series-resonant (SR) based converter is proposed in [30] . The impedance of SR tank is determined by value of inductor and capacitor together with the switching frequency. Therefore, it can operate at higher frequency under high power level. In [31, 32] , renewable source, battery and load are integrated to a three-port SR BDC. The driving frequency is 100 kHz, which is apparently higher than 20 kHz of TAB as shown in [26] [27] [28] [29] . What's more, power flow among three ports can be controlled independently since there are only two SR tanks. Nevertheless, the three-port SR BDC still suffers disadvantages including losing ZVS operation and increased current stress under wide voltage variations. However, previously published works mainly concentrated on the operating characteristics of SR BDC with fixed port voltages. The methods, which can enlarge ZVS region and reduce circulation power loss under varying port voltages, are still considered as emerging area of research.
Two methods for enlarging ZVS range and decreasing power circulation loss under DAB and TAB topologies are reported in [33] [34] [35] [36] . One method is to adopt improved control algorithm. Literature [34] has presented an improved modulation control approach, where two phase-shift angles are employed to minimize the switching losses for DAB under light load. Another alternative method is to use a front-end converter to keep input voltage of bridge constant, as suggested in [36] . These two methods effectively improve the characteristics of TAB converters with wide voltage variations. Unfortunately, few of literatures have ever investigated the validity of these two methods in three-port SR BDC under varying port voltages.
Based on the SR BDC, this article proposes a two-stage three-port BDC to integrate HESS and DC microgrid. The subject of this paper is to enlarge the ZVS operating range and to reduce the circulation power loss of the proposed three-port SR BDC. Then, by comprehensively considering the large SC's and small BA's voltage fluctuation ranges, two different methods are adopted in SC and BA channels respectively. For the SC channel, a three-phase interleaved BDC is introduced to convert the widely fluctuating V SC to a fixed voltage V dc-link . This method guarantees the unity voltage gain between SC and DC bus ports. The BDC adopts the interleaved structure to improve the power level of the BDC, and to reduce the SC current ripple as well as the inductor size [37, 38] . Additionally, a PWM and PHS (PWM-PHS) control method is developed to enlarge ZVS operating range when the voltage gain between DC bus and BA ports is greater than 1. The control objectives of three-port SR BDC and there-phase interleaved BDC are to maintain the DC bus voltage and dc-link voltage stable respectively. Finally, a prototype platform is built to verify the feasibility of the proposed topology. The structure of this article is organized as followings: the topology of proposed converter is given in Section 2. Operating principles are introduced in Section 3. Section 4 explains the variation of ZVS region and the peak value of resonant current under varying voltage gain. Principles of the proposed PWM-PHS control method are also introduced in Section 4. Finally, the experimental results are presented in Section 5, while the conclusion is drawn in Section 6. The main contributions of this paper are summarized below:
(1) A new two-stage three-port isolated BDC topology is proposed to integrate SC and BA. (2) Methods to enlarge ZVS region and to reduce power circulation loss for three-port SR BDC under varying port voltages are first investigated. (3) A front-end converter in SC channel is introduced to keep input of full bridge constant. For BA channel, PWM-PHS control method is developed to improve the characteristics of the proposed three-port BDC. (4) By adopting the two-stage structure, all switches of SC and DC bus ports have realized ZVS with variable V SC . By applying the proposed PWM-PHS control method, two more switches of BA port realize ZVS even under the worst input voltage condition of M BA = 1.15.
Proposed System
The overall structure of the proposed two-stage three-port BDC is shown in Figure 3 . It contains two parts: a three-port SR BDC and a three-phase interleaved BDC. Three-port SR BDC is presented to maintain DC bus voltage stable and to control power transmission among three ports. The function of three-phase interleaved BDC is converting the widely fluctuating super capacitor voltage V sc to a constant voltage V dc-link .
Three-Port SR BDC
The three-port SR BDC is composed of a three-winding transformer, three full bridges and two SR tanks formed by C r1 , L r1 and C r2 , L r2 respectively. The three-winding transformer provides electrical isolation among three ports. What's more it has inherent bidirectional power flow characteristic, since all power switches of three full bridges are MOSFETs. The converter works at a constant switching frequency f s , which is above the resonant frequency of SR tanks. As a consequence, it works only in continuous current mode. Phase shift control method is implemented, the amount and direction of transmitted power are controlled by the phase shift angles. All the switches of the three full bridges work with 50% duty cycle.
Energies 2017, 10, 446 4 of 23 continuous current mode. Phase shift control method is implemented, the amount and direction of transmitted power are controlled by the phase shift angles. All the switches of the three full bridges work with 50% duty cycle. Through theoretical analysis, the three-port SR BDC is shown to have the best operating characteristics such as maximum ZVS operating region, reduced current stress and cutoff current only under unity voltage gain among three ports. Whereas, the voltage of SC has a large fluctuation range with the change of residual energy. To solve the contradictions of the varying VSC and the best operating voltage gain restraint of SR BDC, a three-phase interleaved BDC is applied in the system. The interleaved BDC is used to convert the widely fluctuating SC voltage to a fixed voltage Vdc-link. However, the fluctuation range of battery voltage is relatively small, the method of converting the battery voltage to a fixed voltage by increasing a BDC converter is not the best solution. In addition, a new PWM-PHS hybrid control strategy which has two phase-shift angles is proposed to improve the operation characteristics of battery channel under a variation range of voltage gain. The proposed control method can increase the number of MOSFETs operating in ZVS.
The features of the three-port SR BDC are:
(1) Three-port structure with transformer coupling reduces amount of power switches, increases power density. (2) Power flow between BA port and DC bus port, SC port and DC bus port are bidirectional. (3) Centralized control method of power flow by changing the direction and magnitude of the phase shift angles between three ports is applied. (4) Three-phase interleaved BDC is introduced in the SC channel to keep voltage gain MSC = 1, which guarantee best operating characteristics of SC channel of SR BDC. (5) PWM-PHS hybrid control strategy is proposed for the BA channel to increase the number of switches, which can achieve ZVS, under a variation voltage VBA.
Three-Phase Interleaved BDC
A three-phase interleaved BDC is introduced to the SC channel of SR BDC to convert the widely fluctuating SC voltage VSC to a fixed voltage Vdc-link. The SC is connected to the low-voltage side, and the SR BDC is placed on the high-voltage side. When energy flows from SC to the SR BDC, it works at boost mode, and conversely, it works under buck mode.
A non-isolated bidirectional buck/boost converter topology is adopted in this paper. In order to achieve high efficiency and high power density, the converter is designed to operate in discontinuous conducting mode (DCM), such that all the switches realize ZVS, and the buck/boost inductors are minimized. However, the DCM also has the drawback of large current ripple. To reduce current Through theoretical analysis, the three-port SR BDC is shown to have the best operating characteristics such as maximum ZVS operating region, reduced current stress and cutoff current only under unity voltage gain among three ports. Whereas, the voltage of SC has a large fluctuation range with the change of residual energy. To solve the contradictions of the varying V SC and the best operating voltage gain restraint of SR BDC, a three-phase interleaved BDC is applied in the system. The interleaved BDC is used to convert the widely fluctuating SC voltage to a fixed voltage V dc-link . However, the fluctuation range of battery voltage is relatively small, the method of converting the battery voltage to a fixed voltage by increasing a BDC converter is not the best solution. In addition, a new PWM-PHS hybrid control strategy which has two phase-shift angles is proposed to improve the operation characteristics of battery channel under a variation range of voltage gain. The proposed control method can increase the number of MOSFETs operating in ZVS.
(1) Three-port structure with transformer coupling reduces amount of power switches, increases power density. (2) Power flow between BA port and DC bus port, SC port and DC bus port are bidirectional. (3) Centralized control method of power flow by changing the direction and magnitude of the phase shift angles between three ports is applied. (4) Three-phase interleaved BDC is introduced in the SC channel to keep voltage gain M SC = 1, which guarantee best operating characteristics of SC channel of SR BDC. (5) PWM-PHS hybrid control strategy is proposed for the BA channel to increase the number of switches, which can achieve ZVS, under a variation voltage V BA .
A three-phase interleaved BDC is introduced to the SC channel of SR BDC to convert the widely fluctuating SC voltage V SC to a fixed voltage V dc-link . The SC is connected to the low-voltage side, and the SR BDC is placed on the high-voltage side. When energy flows from SC to the SR BDC, it works at boost mode, and conversely, it works under buck mode.
A non-isolated bidirectional buck/boost converter topology is adopted in this paper. In order to achieve high efficiency and high power density, the converter is designed to operate in discontinuous conducting mode (DCM), such that all the switches realize ZVS, and the buck/boost inductors are minimized. However, the DCM also has the drawback of large current ripple. To reduce current ripple, the interleaved multi-phase structure is introduced to reduce current ripple. All of the interleaved channels adopt the same control strategy, while hold a phase shift of π/3 in driving signal from each other. As a consequence, the inductor currents of three phases are shifted by π/3. Hence, with interleaved inductor currents, the ripple current of SC is minimized. The features of the three-phase interleaved BDC are:
(1) The structure is simple, and it combines a boost converter together with a buck converter connected in antiparallel. (2) Three-phase interleaved structure is adopted to reduce current ripple, improve power level and reduce current stress of the converter. (3) It works under DCM, which can reduce the inductance value. (4) Two MOSFETs of one phase-leg conduct complementarily, and the inductor operates under DCM condition, and thus ZVS of MOSFETs is achieved.
Operating Analysis
In this section, operating principles of three-port SR BDC and three-phase interleaved BDC are introduced respectively. For the three-port SR BDC, relationship between phase shift angle and power transmission is deduced. What's more, ZVS soft-switching realizing region and current stress of the resonant tank are analyzed in detail. For three-phase interleaved BDC, the operating principle as well as the inductance designing method is introduced.
Operating Principle of Three-Port SR BDC
The proposed three-port SR BDC is shown in Figure 4 . It is composed of three full bridges, a three-winding transformer, two SR tanks formed by C r1 and L r1 , C r2 and L r2 , and filter capacitors C f1 -C f3 . Port 1 is connected to SC through a three-phase interleaved BDC, port 2 is and port 3 are BA port and DC bus respectively. Phase shift method is applied among three ports to control the direction and magnitude of the power transmission, all the switches of the converter are driven at 50% duty cycle. Since the voltage of three ports are constant dc, V T1 , V T2 and V T3 are square-waves with amplitudes of ±V dc-link , ±V BA and ±V bus respectively. In the subsequent analysis, phase shift angles of SC and BA ports are defined as ϕ 1 and ϕ 2 , which are shown in Figure 4 . They control the phase shift between the square-wave outputs of the active bridges. The phase shifts ϕ 1 and ϕ 2 are considered positive if V T1 and V T2 lead V T3 , and conversely, ϕ 1 and ϕ 2 are considered negative. ripple, the interleaved multi-phase structure is introduced to reduce current ripple. All of the interleaved channels adopt the same control strategy, while hold a phase shift of π/3 in driving signal from each other. As a consequence, the inductor currents of three phases are shifted by π/3. Hence, with interleaved inductor currents, the ripple current of SC is minimized. The features of the threephase interleaved BDC are:
Operating Analysis
Operating Principle of Three-Port SR BDC
The proposed three-port SR BDC is shown in Figure 4 . It is composed of three full bridges, a three-winding transformer, two SR tanks formed by Cr1 and Lr1, Cr2 and Lr2, and filter capacitors Cf1-Cf3. Port 1 is connected to SC through a three-phase interleaved BDC, port 2 is and port 3 are BA port and DC bus respectively. Phase shift method is applied among three ports to control the direction and magnitude of the power transmission, all the switches of the converter are driven at 50% duty cycle. Since the voltage of three ports are constant dc, VT1, VT2 and VT3 are square-waves with amplitudes of ±Vdc-link, ±VBA and ±Vbus respectively. In the subsequent analysis, phase shift angles of SC and BA ports are defined as φ1 and φ2, which are shown in Figure 4 . They control the phase shift between the square-wave outputs of the active bridges. The phase shifts φ1 and φ2 are considered positive if VT1 and VT2 lead VT3, and conversely, φ1 and φ2 are considered negative. The operating principles when both SC and BA ports are providing energy to DC bus port are analyzed. In this condition both ϕ 1 and ϕ 2 are positive. The theoretical waveforms, when ϕ 1 > ϕ 2 > 0, are shown in Figure 5 .
There are 18 different intervals in one switching cycle. Dead time is considered in the analysis, however, the charging and discharging intervals of snubber capacitors are very small, and they can be neglected.
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The operating principles when both SC and BA ports are providing energy to DC bus port are analyzed. In this condition both φ1 and φ2 are positive. The theoretical waveforms, when φ1 > φ2 > 0, are shown in Figure 5 .
There are 18 different intervals in one switching cycle. Dead time is considered in the analysis, however, the charging and discharging intervals of snubber capacitors are very small, and they can be neglected. Interval 1 (t0-t1): S1 and S4, S5 and S8 are on. This interval is dead time of port 3 and all the switches of port 3 are off. Since i3 is positive, i3 flows through the anti-parallel diodes of S9 and S12. i1 flows through S1 and S4, and i2 flows through S5 and S8. This interval ends at t1, when S9 and S12 are turned on.
Interval 2 (t1-t2): S1 and S4, S5 and S8, S9 and S12 are on. This interval ends when i2 increases to zero. The anti-parallel diodes of S9 and S12 conduct prior to the main switches, thus, S9 and S12 are turned on with ZVS. The operating characteristics of port 1 and 2 are exactly same with interval 1.
Interval 3 (t2-t3): This interval begins at t2 when i2 increases to zero, and it ends when switches S1 and S4 are turned off. During this interval, S1 and S4 of port 1, S5 and S8 of port 2 and S9 as well as S12 of port 3 are on. i1, i2 and i3 are positive and flow through S1 and S4, S5 and S8, and S9 and S12 respectively.
Interval 4 (t3-t4): This interval is dead time of port 1 and all the switches of port 1 are off. i1 is positive, so i1 flows through the anti-parallel diodes of S2 and S3. During this interval, i2 and i3 flow through S5 and S8, and S9 and S12 respectively. This interval ends when S2 and S3 are turned on.
Interval 5 (t4-t5): At t4, S2 and S3 are turned on, and this interval ends when S5 and S8 are turned off. Since the anti-parallel diodes conduct before main switches of S2 and S3, S2 and S3 are turned on with ZVS. The operating characteristics of port 2 and 3 are identical with interval 4.
Interval 6 (t5-t6): At t5, switches S5 and S8 are turned off, this interval ends when i1 decreases to zero. This interval is dead time of port 2 and all the switches of port 2 are off. i2 is positive, hence i2 flows through the anti-parallel diodes of S6 and S7. i1 and i3 flow through S2 and S3, and S9 and S12 respectively.
Interval 7 (t6-t7): This interval begins at t6 when i1 decreases to zero, and it ends when S6 and S7 are turned on. The difference between interval 7 and 6 is that the direction of i1 changes. i2 still flows through the anti-parallel diodes of S6 and S7. Interval 1 (t 0 -t 1 ): S 1 and S 4 , S 5 and S 8 are on. This interval is dead time of port 3 and all the switches of port 3 are off. Since i 3 is positive, i 3 flows through the anti-parallel diodes of S 9 and S 12 . i 1 flows through S 1 and S 4 , and i 2 flows through S 5 and S 8 . This interval ends at t 1 , when S 9 and S 12 are turned on.
Interval 2 (t 1 -t 2 ): S 1 and S 4 , S 5 and S 8 , S 9 and S 12 are on. This interval ends when i 2 increases to zero. The anti-parallel diodes of S 9 and S 12 conduct prior to the main switches, thus, S 9 and S 12 are turned on with ZVS. The operating characteristics of port 1 and 2 are exactly same with interval 1.
Interval 3 (t 2 -t 3 ): This interval begins at t 2 when i 2 increases to zero, and it ends when switches S 1 and S 4 are turned off. During this interval, S 1 and S 4 of port 1, S 5 and S 8 of port 2 and S 9 as well as S 12 of port 3 are on. i 1 , i 2 and i 3 are positive and flow through S 1 and S 4 , S 5 and S 8 , and S 9 and S 12 respectively.
Interval 4 (t 3 -t 4 ): This interval is dead time of port 1 and all the switches of port 1 are off. i 1 is positive, so i 1 flows through the anti-parallel diodes of S 2 and S 3 . During this interval, i 2 and i 3 flow through S 5 and S 8 , and S 9 and S 12 respectively. This interval ends when S 2 and S 3 are turned on.
Interval 5 (t 4 -t 5 ): At t 4 , S 2 and S 3 are turned on, and this interval ends when S 5 and S 8 are turned off. Since the anti-parallel diodes conduct before main switches of S 2 and S 3 , S 2 and S 3 are turned on with ZVS. The operating characteristics of port 2 and 3 are identical with interval 4.
Interval 6 (t 5 -t 6 ): At t 5 , switches S 5 and S 8 are turned off, this interval ends when i 1 decreases to zero. This interval is dead time of port 2 and all the switches of port 2 are off. i 2 is positive, hence i 2 flows through the anti-parallel diodes of S 6 and S 7 . i 1 and i 3 flow through S 2 and S 3 , and S 9 and S 12 respectively.
Interval 7 (t 6 -t 7 ): This interval begins at t 6 when i 1 decreases to zero, and it ends when S 6 and S 7 are turned on. The difference between interval 7 and 6 is that the direction of i 1 changes. i 2 still flows through the anti-parallel diodes of S 6 and S 7 .
Energies 2017, 10, 446 7 of 23 Interval 8 (t 7 -t 8 ): At t 7 , S 6 and S 7 are turned on, and this interval ends when i 3 decreases to zero. The anti-parallel diodes conduct ahead the main switches of S 6 and S 7 , therefore, S 6 and S 7 are turned on with ZVS. The operating characteristics of port 1 and 3 are exactly same with interval 7.
Interval 9 (t 8 -t 9 ): This interval begins at t 8 when i 3 decreases to zero, and it ends when S 9 and S 12 are turned off. The difference between interval 9 and 8 is that the direction of i 3 changes. The operating characteristics of port 1 and 2 are exactly the same with interval 8.
Interval 10 (t 9 -t 10 ): This interval is dead time of port 3. Because i 3 is negative, so i 3 flows through the anti-parallel diodes of S 10 and S 11 . During this interval, i 1 and i 2 flow through S 2 and S 3 , and S 6 and S 7 respectively. This interval ends when S 10 and S 11 are turned on.
Interval 11 (t 10 -t 11 ): At t 10 , S 10 and S 11 are turned on, and this interval ends when i 2 decreases to zero. The anti-parallel diodes conduct before main switches of S 10 and S 11 , so that S 10 and S 11 are turned on with ZVS. The operating characteristics of port 1 and 2 are exactly same with interval 10.
Interval 12 (t 11 -t 12 ): This interval begins at t 8 when i 2 decreases to zero, and it ends when S 2 and S 3 are turned off. The difference between interval 12 and 11 is that the direction of i 2 changes.
Interval 13 (t 12 -t 13 ): This interval is dead time of port 1. During this interval, i 1 is negative, so i 1 flows through the anti-parallel diodes of S 1 and S 4 . i 2 and i 3 flow through S 6 and S 7 , and S 10 and S 11 respectively. This interval ends when S 1 and S 4 are turned on.
Interval 14 (t 13 -t 14 ): At t 13 , S 1 and S 4 are turned on and this interval ends at t 14 when S 6 and S 7 are turned off. The anti-parallel diodes conduct prior to the main switches of S 1 and S 4 , so S 1 and S 4 are turned on with ZVS. The operating characteristics of port 2 and 3 are exactly same with interval 13.
Interval 15 (t 14 -t 15 ): This interval is dead time of port 2. During this interval, i 2 is negative, thus i 2 flows through the anti-parallel diodes of S 5 and S 8 . i 1 and i 3 flow through S 1 and S 4 , and S 10 and S 11 respectively. This interval ends at t 15 This interval begins at t 17 when i 3 increases to zero, and ends when S 10 and S 11 are turned off. The difference between interval 18 and 17 is that the direction of i 3 changes.
Analysis for Voltage Source Load
This section analyzes the relationship between phase shift angle and power transmission, ZVS soft-switching realizing condition and peak current of the resonant tank under a given voltage source load.
The equivalent circuits of the three-port SR BDC are shown in Figure 6 . In Figure 6a the output of three active bridges are represented by square waves V T1 , V T2 and V T3 respectively, and in Figure 6b V T3 of port 3 is transferred to port 1 and port 2 according to the transformer ratio. Interval 8 (t7-t8): At t7, S6 and S7 are turned on, and this interval ends when i3 decreases to zero. The anti-parallel diodes conduct ahead the main switches of S6 and S7, therefore, S6 and S7 are turned on with ZVS. The operating characteristics of port 1 and 3 are exactly same with interval 7.
Interval 9 (t8-t9): This interval begins at t8 when i3 decreases to zero, and it ends when S9 and S12 are turned off. The difference between interval 9 and 8 is that the direction of i3 changes. The operating characteristics of port 1 and 2 are exactly the same with interval 8.
Interval 10 (t9-t10): This interval is dead time of port 3. Because i3 is negative, so i3 flows through the anti-parallel diodes of S10 and S11. During this interval, i1 and i2 flow through S2 and S3, and S6 and S7 respectively. This interval ends when S10 and S11 are turned on.
Interval 11 (t10-t11): At t10, S10 and S11 are turned on, and this interval ends when i2 decreases to zero. The anti-parallel diodes conduct before main switches of S10 and S11, so that S10 and S11 are turned on with ZVS. The operating characteristics of port 1 and 2 are exactly same with interval 10.
Interval 12 (t11-t12): This interval begins at t8 when i2 decreases to zero, and it ends when S2 and S3 are turned off. The difference between interval 12 and 11 is that the direction of i2 changes.
Interval 13 (t12-t13): This interval is dead time of port 1. During this interval, i1 is negative, so i1 flows through the anti-parallel diodes of S1 and S4. i2 and i3 flow through S6 and S7, and S10 and S11 respectively. This interval ends when S1 and S4 are turned on.
Interval 14 (t13-t14): At t13, S1 and S4 are turned on and this interval ends at t14 when S6 and S7 are turned off. The anti-parallel diodes conduct prior to the main switches of S1 and S4, so S1 and S4 are turned on with ZVS. The operating characteristics of port 2 and 3 are exactly same with interval 13.
Interval 15 (t14-t15): This interval is dead time of port 2. During this interval, i2 is negative, thus i2 flows through the anti-parallel diodes of S5 and S8. i1 and i3 flow through S1 and S4, and S10 and S11 respectively. This interval ends at t15 when i1 increases to zero.
Interval 16 (t15-t16): This interval begins at t15 when i1 increases to zero and ends when S5 and S8 are turned on. This interval is still dead time of port 2. The difference between interval 16 and 15 is that the direction of i1 changes.
Interval 17 (t16-t17): This interval begins at t16 when S5 and S8 are turned on, and ends when i3 increases to zero. Because the anti-parallel diodes conduct prior to the main switches of S5 and S8, so S5 and S8 are turned on with ZVS. The operating characteristics of port 1 and 3 are exactly same with interval 16.
Interval 18 (t17-t18): This interval begins at t17 when i3 increases to zero, and ends when S10 and S11 are turned off. The difference between interval 18 and 17 is that the direction of i3 changes.
This section analyzes the relationship between phase shift angle and power transmission, ZVS softswitching realizing condition and peak current of the resonant tank under a given voltage source load.
The equivalent circuits of the three-port SR BDC are shown in Figure 6 . In Figure 6a the output of three active bridges are represented by square waves VT1, VT2 and VT3 respectively, and in Figure  6b VT3 of port 3 is transferred to port 1 and port 2 according to the transformer ratio. In the proposed three-port SR BDC, L r1 = L r2 = L r , C r1 = C r2 = C r , and the resonant frequency of SR tanks are f r . The operating frequency of three ports is f s , which is greater than f r , and the corresponding angular velocity is ω s . Then the impedance value of two resonant tanks can be given by:
The Fundamental Harmonics Approximation (FHA) method is a commonly used approach for steady-state analysis in resonant-type converters. And the accuracy level of the results obtained from FHA is acceptable for our work. To simplify the analysis procedure, all harmonics except fundamental component of all voltages and currents are neglected. V T1,1 , V T2,1 and V T3,1 are the fundamental components of square waves V T1 , V T2 and V T3 , and phase shift angles between port 1 and port 3, port 2 and port 3 are ϕ 1 and ϕ 2 respectively. Using the Fourier series, V T1,1 , V T2,1 and V T3,1 are shown as follows:
The variables M SC and M BA are defined as the voltage gain between port 1 and port 3, port 2 and port 3 respectively. They are given by (5) and (6):
Resonant currents of three ports can be obtained as follows:
Switches in port 1 and port 2 can realize ZVS only when the resonant tank currents lag their applied square wave voltages. While for port 3, the defined positive current direction is contrary to port 1 and 2, the condition for ZVS realization is that the resonant current leads its applied square wave voltage. Then the constraint conditions for ZVS of port 1-3 can be given by (10)-(12) respectively:
By calculating the maximum value of i 1 (t) and i 2 (t), the peak current of two resonant tanks can be derived as:
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The transferred power from SC and BA ports to the bus port can be calculated as follows:
Equations (15) and (16) indicate that the power transferred from SC and BA ports to the DC bus port are proportional to the sinusoidal values of ϕ 1 and ϕ 2 respectively. It is obviously that the power transmission is positive when ϕ 1 and ϕ 2 values are positive, and conversely the power flow is negative.
Analysis for Resistive Load
This section explains the relationship of voltage gain, power transmission and phase shift angles under a resistive load. If the DC bus port is connected to a pure resistive load, the output voltage V bus needs to be derived. According to superposition theorem, in the three-port SR BDC with linear resistive load, the output voltage V bus can be divided into two parts: V busSC and V busBA . V busSC and V busBA are output voltage values when only one of the two inputs works alone. M busSC and M busBA are the corresponding voltage gain, and are given by:
Under specific output voltage value and phase shift angles conditions, the transferred power is given in (15) and (16) , no matter what kind of load is connected to the DC bus port. If the load resistance is defined as R L . Combing (15) and (16), the output power P 1 and P 2 , when V dc-link and V BA work alone, can be given by:
By combing (17)- (20), the voltage gain M busSC and M busBA can be given as follows:
According to the superposition theorem, the output voltage V bus with resistive R L can be given by:
Operating Principle of Three-Phase Interleaved BDC
The operating principles of the three-phase interleaved BDC are analyzed in this section. The proposed three-phase interleaved BDC is shown in Figure 7 . When power transfers from SC to the dc-link, it works under boost mode and switches Q D1 -Q D3 are main switches. If direction of power transfer is reversed, the BDC works under buck mode and switches Q U1 -Q U3 are main switches. L 1 -L 3 are buck/boost inductors, C 1 and C f1 are filter capacitors. By adopting three-phase interleaving structure, current ripple of SC port can be minimized and thus the required filter capacitance can be reduced.
L
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Operating Principle of Three-Phase Interleaved BDC
The operating principles of the three-phase interleaved BDC are analyzed in this section. The proposed three-phase interleaved BDC is shown in Figure 7 . When power transfers from SC to the dc-link, it works under boost mode and switches QD1-QD3 are main switches. If direction of power transfer is reversed, the BDC works under buck mode and switches QU1-QU3 are main switches. L1-L3 are buck/boost inductors, C1 and Cf1 are filter capacitors. By adopting three-phase interleaving structure, current ripple of SC port can be minimized and thus the required filter capacitance can be reduced. For the proposed three-phase interleaved BDC, switches of one phase leg conduct complementarily, and the inductor current can go through from positive to negative and then raise to positive. This will ensure all the switches realize ZVS turn on.
The three-phase interleaved channels adopt the same control strategy, but hold a phase shift of π/3 in driving signal. In order to simplify the analysis, the operating characteristics of single phase are introduced. Circuit diagram of single phase is shown in Figure 8 , and theoretical waveforms under boost mode are shown in Figure 9 . For the proposed three-phase interleaved BDC, switches of one phase leg conduct complementarily, and the inductor current can go through from positive to negative and then raise to positive. This will ensure all the switches realize ZVS turn on.
The three-phase interleaved channels adopt the same control strategy, but hold a phase shift of π/3 in driving signal. In order to simplify the analysis, the operating characteristics of single phase are introduced. Circuit diagram of single phase is shown in Figure 8 , and theoretical waveforms under boost mode are shown in Figure 9 .
L
Operating Principle of Three-Phase Interleaved BDC
The three-phase interleaved channels adopt the same control strategy, but hold a phase shift of π/3 in driving signal. In order to simplify the analysis, the operating characteristics of single phase are introduced. Circuit diagram of single phase is shown in Figure 8 , and theoretical waveforms under boost mode are shown in Figure 9 . 
The three-phase interleaved channels adopt the same control strategy, but hold a phase shift of π/3 in driving signal. In order to simplify the analysis, the operating characteristics of single phase are introduced. Circuit diagram of single phase is shown in Figure 8 , and theoretical waveforms under boost mode are shown in Figure 9 . The parameters are defined as follows: V SC and V dc-link are the voltage of SC and dc-link; i L and v L are voltage and current of the buck/boost inductor L; i max and i min are the maximum and minimum value of i L respectively; ∆i is the variation of i L during one switching cycle; i SC is the current of SC. t db is dead band time; T s is switching period; t D and t U are the conducting time of Q U and Q D separately. Interval 3 (t 2 -t 3 ): This interval is also dead band time, both Q U and Q D are off, and it ends when Q U is turned on. Different from interval 1, during this interval i L > 0, so it flows through the anti-parallel diode of Q U . v L = V SC − V dc-link and this value is less than zero, so i L decreases linearly.
Interval 4 (t 3 -t 4 ): During this interval, Q U is on and Q D is off. i L flows through Q U . Same as interval 3, i L decreases linearly. Since the anti-parallel diodes conduct before main switches of Q U , it is turned on with ZVS.
Compared to t D and t U , t db can be ignored, so ∆i can be derived as follows:
To maintain ZVS switching of Q U and Q D , it must be ensured that i max > 0 and i min < 0.
ZVS Region Analysis and Proposed Method for Expanding ZVS Realization Range
Since the transformer voltage of port 3 is clamped by the output voltage V bus , so there is no direct energy interaction between port 1 and port 2. Thus, the three-port SR BDC can be decomposed into two single input SR BDCs. The ZVS realization and current stress of single channel SR BDC can provide reference for the three-port SR BDC. To simplify the analysis, the ZVS realization region and current stress of single channel SR BDC are analyzed in this section.
ZVS Region and Current Stress Analysis of Single Channel SR BDC
Through (10)-(12), the ZVS constraint conditions for primary-side and secondary-side can be simplified as follows:
Primary-side :
The ZVS regions of primary and secondary sides of single channel SR BDC are shown in Figure 10a ,b, respectively. Figure 10a shows that when M < 1 all switches of primary side can realize ZVS, while as shown in Figure 10b , switches of secondary side can only realize ZVS when ϕ is greater than a certain value. When M > 1 situations are just contrary to situations when M < 1. It can be obtained that, the ZVS realization regions of primary and secondary sides change reversely under varying M. So during the design process, M should be as close to 1 as possible, and M = 1 is the best choice to achieve ZVS for all the switches of primary and secondary sides. Before analyzing the peak value of resonant current under varying M, it must be noticed that phase shift angles to transfer same power under different M are varying. If we suppose that the phase shift angle under unity voltage gain (M = 1) is φ, and the phase shift angel to transfer same power under varying M is α. The relationship between φ and α is shown in (27) and (28) . It is shown in (13) and (14) that with certain input voltage, resonant parameters and switching frequency, the peak value of resonant current is directly proportional to N which is shown in (29) . The diagrams of N under M < 1 and M > 1 are shown in Figure 11a ,b, respectively: Figure 11 shows that, when M < 1, the peak current of resonant tanks increases with the decreases of M in a large range. While when M > 1, the peak current increases with the increases of M in a certain range. In the design process, the phase shift must be limited in a relatively small range to restrict cut off current of switches. So, from the point of limiting peak value of resonant current, M should be designed as close to 1 as possible. And M = 1 is the best choice to achieve minimize peak Before analyzing the peak value of resonant current under varying M, it must be noticed that phase shift angles to transfer same power under different M are varying. If we suppose that the phase shift angle under unity voltage gain (M = 1) is ϕ, and the phase shift angel to transfer same power under varying M is α. The relationship between ϕ and α is shown in (27) and (28) . It is shown in (13) and (14) that with certain input voltage, resonant parameters and switching frequency, the peak value of resonant current is directly proportional to N which is shown in (29) . The diagrams of N under M < 1 and M > 1 are shown in Figure 11a ,b, respectively: Before analyzing the peak value of resonant current under varying M, it must be noticed that phase shift angles to transfer same power under different M are varying. If we suppose that the phase shift angle under unity voltage gain (M = 1) is φ, and the phase shift angel to transfer same power under varying M is α. The relationship between φ and α is shown in (27) and (28) . It is shown in (13) and (14) that with certain input voltage, resonant parameters and switching frequency, the peak value of resonant current is directly proportional to N which is shown in (29) . The diagrams of N under M < 1 and M > 1 are shown in Figure 11a Figure 11 shows that, when M < 1, the peak current of resonant tanks increases with the decreases of M in a large range. While when M > 1, the peak current increases with the increases of M in a certain range. In the design process, the phase shift must be limited in a relatively small range to restrict cut off current of switches. So, from the point of limiting peak value of resonant current, M should be designed as close to 1 as possible. And M = 1 is the best choice to achieve minimize peak Figure 11 shows that, when M < 1, the peak current of resonant tanks increases with the decreases of M in a large range. While when M > 1, the peak current increases with the increases of M in a certain range. In the design process, the phase shift must be limited in a relatively small range to restrict Energies 2017, 10, 446 13 of 23 cut off current of switches. So, from the point of limiting peak value of resonant current, M should be designed as close to 1 as possible. And M = 1 is the best choice to achieve minimize peak value of resonant current. Through the analysis above, both M SC and M BA should be designed to be 1 to achieve best operating characteristics. While the voltages of SC and BA are all not fixed value. To solve this problem, different methods for two channels are proposed.
(1) For the SC channel, the voltage has a large variation range, and can't get an ideal operating state only by reasonable parameters design. Therefore, a three-phase interleaved BDC is introduced between SC and port 1 of the three-phase SR BDC. The interleaved BDC is used to convert the widely fluctuating V SC to a fixed V dc-link , and thus ensuring M SC = 1. (2) Since voltage variation scale is relatively small for the BA channel, it is not essential to add BDC converter as SC channel does. A new PWM-PHS control strategy is proposed for the BA channel. The newly proposed control method has two phase shift angles for modulation, and can increase number of MOSFETs which can realize ZVS.
Proposed PWM and Phase Shift Hybrid Control Strategy
The difference of the newly proposed PWM-PHS control strategy and the traditional phase shift control method is that there are two phase-shift angles to modulate for the BA channel. This can provide more control flexibility, and can increase the number of ZVS switches under a wide variation of V BA . In this method, two switches in each phase leg also work complementary with 50% duty cycle. The two phase legs of BA port are defined as phase leg A and phase leg B, and corresponding phase shift angles are represented as ϕ 2A and ϕ 2B respectively. The phase shift angles between two legs is δ, ϕ 2B = ϕ 2A − δ. While, when S5 and S7, or S6 and S8 conduct together, the instantaneous value of V T2 is zero, so the pulse width of is not 180 • any more. The pulse width of the newly proposed control method is (180 − δ) • , so it can be regarded as the combination of PWM and PHS control. The theoretical waveforms for the BA channel under PWM-PHS control strategy is shown in Figure 12 . value of resonant current. Through the analysis above, both MSC and MBA should be designed to be 1 to achieve best operating characteristics. While the voltages of SC and BA are all not fixed value. To solve this problem, different methods for two channels are proposed.
(1) For the SC channel, the voltage has a large variation range, and can't get an ideal operating state only by reasonable parameters design. Therefore, a three-phase interleaved BDC is introduced between SC and port 1 of the three-phase SR BDC. The interleaved BDC is used to convert the widely fluctuating VSC to a fixed Vdc-link, and thus ensuring MSC = 1. (2) Since voltage variation scale is relatively small for the BA channel, it is not essential to add BDC converter as SC channel does. A new PWM-PHS control strategy is proposed for the BA channel. The newly proposed control method has two phase shift angles for modulation, and can increase number of MOSFETs which can realize ZVS.
The difference of the newly proposed PWM-PHS control strategy and the traditional phase shift control method is that there are two phase-shift angles to modulate for the BA channel. This can provide more control flexibility, and can increase the number of ZVS switches under a wide variation of VBA. In this method, two switches in each phase leg also work complementary with 50% duty cycle. The two phase legs of BA port are defined as phase leg A and phase leg B, and corresponding phase shift angles are represented as φ2A and φ2B respectively. The phase shift angles between two legs is δ, φ2B = φ2A − δ. While, when S5 and S7, or S6 and S8 conduct together, the instantaneous value of VT2 is zero, so the pulse width of is not 180° any more. The pulse width of the newly proposed control method is (180 − δ)°, so it can be regarded as the combination of PWM and PHS control. The theoretical waveforms for the BA channel under PWM-PHS control strategy is shown in Figure 12 . The fundamental components of square waves VT2 under PWM-PHS control method can be shown as (30) . Referring to the analysis above, the resonant current and power transmission value of port 2 under PWM-PHS control method can be shown as (31) and (32) 
The ZVS constraint conditions for phase leg A and B of primary side and secondary side can be shown as follows: The fundamental components of square waves V T2 under PWM-PHS control method can be shown as (30) . Referring to the analysis above, the resonant current and power transmission value of port 2 under PWM-PHS control method can be shown as (31) and (32) respectively:
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The ZVS constraint conditions for phase leg A and B of primary side and secondary side can be shown as follows:
Primary-side leg B :
Equations (26) and (35) show that when M BA > 1, all switches of secondary side can realize ZVS under traditional control method and the newly proposed PWM-PHS control method. Therefore, only the ZVS realization conditions for the primary side are analyzed. The designed maximum value of M BA is 1.15, and the following analysis is under condition of M BA = 1.15.
To transfer same power under traditional phase shift control method and newly proposed PWM-PHS control method, phase shift angles of ϕ 2 , ϕ 2A and δ should satisfy the constraint condition shown in (36) and (37) . The diagram of ZVS operating range of primary side phase leg A and B for the variation of δ under M BA = 1.15 is given in Figure 13 : Primary-side leg A:
Primary-side leg B:
Secondary-side:
Equations (26) and (35) show that when MBA > 1, all switches of secondary side can realize ZVS under traditional control method and the newly proposed PWM-PHS control method. Therefore, only the ZVS realization conditions for the primary side are analyzed. The designed maximum value of MBA is 1.15, and the following analysis is under condition of MBA = 1.15.
To transfer same power under traditional phase shift control method and newly proposed PWM-PHS control method, phase shift angles of φ2, φ2A and δ should satisfy the constraint condition shown in (36) and (37) . The diagram of ZVS operating range of primary side phase leg A and B for the variation of δ under MBA = 1.15 is given in Figure 13 : The theoretical analysis results prove that the proposed PWM-PHS control method can increase the number of MOSFETs which can realize ZVS under specific power condition.
Control Strategy of the Proposed Two-Stage Three-Port BDC
Through the proposed two-stage three-port BDC, HESS is integrated to the DC bus of DC microgrid. The proposed three-port BDC is composed of two parts: three-port SR BDC and three-phase interleaved BDC. The control target of three-port SR BDC is to keep DC bus voltage constant by compensating the mismatch between generation and demand. Meanwhile, the control objective of the three-phase interleaved BDC is converting the widely fluctuating SC voltage V sc to a constant voltage V dc-link . The control scheme for the proposed two-stage three-port BDC is shown in Figure 14 . The theoretical analysis results prove that the proposed PWM-PHS control method can increase the number of MOSFETs which can realize ZVS under specific power condition.
Through the proposed two-stage three-port BDC, HESS is integrated to the DC bus of DC microgrid. The proposed three-port BDC is composed of two parts: three-port SR BDC and threephase interleaved BDC. The control target of three-port SR BDC is to keep DC bus voltage constant by compensating the mismatch between generation and demand. Meanwhile, the control objective of the three-phase interleaved BDC is converting the widely fluctuating SC voltage Vsc to a constant voltage Vdc-link. The control scheme for the proposed two-stage three-port BDC is shown in Figure 14 . The basic idea of the three-port SR BDC is that the battery supports slow transients, and SC supports fast transients. The control structure has an inner current loop as well as an outer control loop for voltage stabilization. The bus voltage Vbus is compared with the reference voltage Vbus*, and the deviation of voltage is tracked by the voltage PI controller to produce the total current reference ibus*. By using a low-pass filter (LPF), the total current is divided into a dynamic component ibus_SC* and an average component ibus_BA*. Then, the reference currents of SC and BA are derived as iP1* and iP2* respectively. Through the inner current loops, phase shift angles are adjusted to maintain a constant DC bus voltage.
The control objective of the three-phase interleaved BDC is to keep the dc-link voltage constant. Same with the control method of three-port SR BDC, Vdc-link is compared with reference voltage Vdc-link*. The current reference is obtained through the outer voltage loop. Combining the current reference and voltage values, the driving frequency f and duty ratio D are deduced. Through the interleaved PWM generator, driving signals of three-phase interleaved BDC are acquired.
Experimental Results
To verify the validity of theoretical analyses, a 1 kW prototype was built in the laboratory. The MOSFETs adopted in the system are C3M0065090D units from CREE (Durham, NC, USA). The control platform is a TMS320F28379D from Texas Instruments (Dallas, TX, USA). Based on the theoretical analysis above, a set of optimized parameters of the proposed system are selected and shown in Table 1 . The basic idea of the three-port SR BDC is that the battery supports slow transients, and SC supports fast transients. The control structure has an inner current loop as well as an outer control loop for voltage stabilization. The bus voltage V bus is compared with the reference voltage V bus *, and the deviation of voltage is tracked by the voltage PI controller to produce the total current reference i bus *. By using a low-pass filter (LPF), the total current is divided into a dynamic component i bus_SC * and an average component i bus_BA *. Then, the reference currents of SC and BA are derived as i P1 * and i P2 * respectively. Through the inner current loops, phase shift angles are adjusted to maintain a constant DC bus voltage.
The control objective of the three-phase interleaved BDC is to keep the dc-link voltage constant. Same with the control method of three-port SR BDC, V dc-link is compared with reference voltage V dc-link *. The current reference is obtained through the outer voltage loop. Combining the current reference and voltage values, the driving frequency f and duty ratio D are deduced. Through the interleaved PWM generator, driving signals of three-phase interleaved BDC are acquired.
To verify the validity of theoretical analyses, a 1 kW prototype was built in the laboratory. The MOSFETs adopted in the system are C3M0065090D units from CREE (Durham, NC, USA). The control platform is a TMS320F28379D from Texas Instruments (Dallas, TX, USA). Based on the theoretical analysis above, a set of optimized parameters of the proposed system are selected and shown in Table 1 . Table 2 . It is proved that the experimental results are consistent with theoretical analysis. Figure 15 shows the waveforms of resonant currents of the three-port SR BDC. Table 2 . It is proved that the experimental results are consistent with theoretical analysis. Figure 15 shows the waveforms of resonant currents of the three-port SR BDC. 
SC and BA Discharging Mode
In the SC and BA discharging mode, two voltage sources are connected to SC and BA port respectively, a resistive load of 40 Ω is connected to port 3. Power is transferred from port 1 and 2 to The required phase shift angles to realize MbusBA = MbusSC = 0.5 are compared in Table 3 . It is proved that the experimental results are consistent with theoretical analysis. For the three-phase interleaved BDC, inductor currents iL1-iL3 and Vdc-link are shown in Figure 17 , and they are completely consistent with the theoretical analysis waveforms. 
In the SC and BA discharging mode, two voltage sources are connected to SC and BA port respectively, a resistive load of 40 Ω is connected to port 3. Power is transferred from port 1 and 2 to port 3. Both M busSC and M busBA are designed as 0. The required phase shift angles to realize M busBA = M busSC = 0.5 are compared in Table 3 . It is proved that the experimental results are consistent with theoretical analysis. For the three-phase interleaved BDC, inductor currents i L1 -i L3 and V dc-link are shown in Figure 17 , and they are completely consistent with the theoretical analysis waveforms. Figure 18 shows the waveforms of resonant currents of three ports. Figure 19a shows i1, vDS_S1 and vG_S1 of port 1. Figure 19c shows i2, vDS_S5 and vG_S5 of port 2. Figure 19e shows i3, vDS_S9 and vG_S9 of port 3. Figure 19b Figure 18 shows the waveforms of resonant currents of three ports. Figure 19a shows i1, vDS_S1 and vG_S1 of port 1. Figure 19c shows i2, vDS_S5 and vG_S5 of port 2. Figure 19e shows i3, vDS_S9 and vG_S9 of port 3. Figure 19b Figure 18 shows the waveforms of resonant currents of three ports. Figure 19a shows i1, vDS_S1 and vG_S1 of port 1. Figure 19c shows i2, vDS_S5 and vG_S5 of port 2. Figure 19e shows i3, vDS_S9 and vG_S9 of port 3. Figure 19b 
Proposed PWM-PHS Control Method
The effectiveness of proposed PWM-PHS control method is verified based on the BA channel for battery discharging mode. A 80 Ω resistive load is connected to port 3. The operating parameters are defined as follows: VBA = 45 V, Vbus = 100 V, MBA = 1.15. Two groups of contrast experiment are done, two groups adapt traditional phase-shift and the newly proposed PWM-PHS control method, respectively.
The operating parameters under traditional phase shift control method are as follows: driving frequency fs = 130 kHz, φ2A = φ2B = 23.4°, P2 = 138.3 W, P3 = 124.6 W, the efficiency is 90.1%. As shown in Figure 20a ,b, MOSFETs of BA port can't realize ZVS, drive signal of S5 turns positive before the output capacitor of S5 gets fully discharged. Parasitic ringing, which is due to oscillation between output capacitance of S5 and parasitic inductance present in the converter layout, occurs during turn-on switching transient. In Figure 20c ,d, output capacitor is fully discharged before driving signal turns positive. Consequently, ZVS is achieved for MOSFETs of DC bus port, and parasitic ringing is avoided. 
The effectiveness of proposed PWM-PHS control method is verified based on the BA channel for battery discharging mode. A 80 Ω resistive load is connected to port 3. The operating parameters are defined as follows: V BA = 45 V, V bus = 100 V, M BA = 1.15. Two groups of contrast experiment are done, two groups adapt traditional phase-shift and the newly proposed PWM-PHS control method, respectively.
The operating parameters under traditional phase shift control method are as follows: driving frequency f s = 130 kHz, ϕ 2A = ϕ 2B = 23.4 • , P 2 = 138.3 W, P 3 = 124.6 W, the efficiency is 90.1%. As shown in Figure 20a ,b, MOSFETs of BA port can't realize ZVS, drive signal of S5 turns positive before the output capacitor of S5 gets fully discharged. Parasitic ringing, which is due to oscillation between output capacitance of S5 and parasitic inductance present in the converter layout, occurs during turn-on switching transient. In Figure 20c ,d, output capacitor is fully discharged before driving signal turns positive. Consequently, ZVS is achieved for MOSFETs of DC bus port, and parasitic ringing is avoided. Like the conditions shown in Figure 20a ,b, MOSFETs of phase B can't realize ZVS, and parasitic ringing presents during the turn-on switching transients. The experimental results above show that, when using traditional phase shift control method, only four switches can realize ZVS, and the efficiency is 90.1%. While, by adopting the newly proposed, the number of switches which can realize ZVS increases to 6, and the efficiency increases to 92.7%. The experimental results are consistent with theoretical analysis. It is proved that the PWM-PHS control method can improve operating characteristics of SR BDC under the condition of MBA > 1. Like the conditions shown in Figure 20a ,b, MOSFETs of phase B can't realize ZVS, and parasitic ringing presents during the turn-on switching transients. The experimental results above show that, when using traditional phase shift control method, only four switches can realize ZVS, and the efficiency is 90.1%. While, by adopting the newly proposed, the number of switches which can realize ZVS increases to 6, and the efficiency increases to 92.7%. The experimental results are consistent with theoretical analysis. It is proved that the PWM-PHS control method can improve operating characteristics of SR BDC under the condition of M BA > 1. Like the conditions shown in Figure 20a ,b, MOSFETs of phase B can't realize ZVS, and parasitic ringing presents during the turn-on switching transients. The experimental results above show that, when using traditional phase shift control method, only four switches can realize ZVS, and the efficiency is 90.1%. While, by adopting the newly proposed, the number of switches which can realize ZVS increases to 6, and the efficiency increases to 92.7%. The experimental results are consistent with theoretical analysis. It is proved that the PWM-PHS control method can improve operating characteristics of SR BDC under the condition of MBA > 1. 
Conclusions
In this paper, a two-stage three-port BDC is fabricated to interface SC and BA with the DC microgrid. It is composed of a three-port SR BDC and a three-phase interleaved BDC. The particular two-stage structure makes it possible to handle wide voltage variations at SC port, and will ensure unity voltage gain between SC and DC bus ports. In addition, a PWM-PHS hybrid control method is applied on the BA channel. The proposed control method contributes to an increasing number of switches operating under ZVS under variable voltage gain. Together with the proposed PWM-PHS control strategy, the proposed BDC acquires optimized operation characteristics with both enlarged ZVS range and reduced power circulation loss. Finally, a 1 kW prototype is built, and the efficiency of SC and BA charging and discharging mode are 94.9% and 94.1% respectively. The experimental results validate that all switches of SC and DC bus ports can realize ZVS under varying VSC. With the proposed topology and PWM-PHS control method, two more switches of BA port achieve ZVS even under the worst input condition of MBA = 1.15.
In this paper, a two-stage three-port BDC is fabricated to interface SC and BA with the DC microgrid. It is composed of a three-port SR BDC and a three-phase interleaved BDC. The particular two-stage structure makes it possible to handle wide voltage variations at SC port, and will ensure unity voltage gain between SC and DC bus ports. In addition, a PWM-PHS hybrid control method is applied on the BA channel. The proposed control method contributes to an increasing number of switches operating under ZVS under variable voltage gain. Together with the proposed PWM-PHS control strategy, the proposed BDC acquires optimized operation characteristics with both enlarged ZVS range and reduced power circulation loss. Finally, a 1 kW prototype is built, and the efficiency of SC and BA charging and discharging mode are 94.9% and 94.1% respectively. The experimental results validate that all switches of SC and DC bus ports can realize ZVS under varying V SC . With the proposed topology and PWM-PHS control method, two more switches of BA port achieve ZVS even under the worst input condition of M BA = 1.15.
